Any size register width
We use register widths of 64 or 128 in a number of cases. It would be nice if Airhdl could generate multiples of 32 bit register widths.
-
pswirhun commented
AirHDL should at least support 32/64/128-bit wide AXI data ports, and interfaces to registers and memory that have 64-bit wide data.
These three widths are data port widths of AXI master/slave interfaces that are supported on Zynq devices such as XCZUxxxx. The PS is often a 64-bit Cortex-A53, so at the very least it would make sense that you should support 64-bit wide data. Furthermore, it is common to read and write to 64-bit BRAMs or URAMs running in 64/72-bit mode with hardware ECC included for SECDED in Ultrascale/Ultrascale+ devices. To read or write from these memories, we need AirHDL to support 64-bit AXI data paths and 64-bit data ports on the generated memory interfaces.
-
AdminGuy Eschemann (Manager, airhdl) commented
Thanks for your comment. May I ask what kind of bus or interconnect system you use in your embedded systems?
-
Alf Rieckmann commented
same goes for sizes smaller than 32bit: we use 16bit and 8bit based embedded systems